Home > Verimag > Workshops and Conferences > 20 years of Verimag > 20 years of Verimag
20 years of Verimag
News
- Seminars
- 31 May 2022 Matheus Schuh: Safe implementation of hard real-time applications on many-core platforms (Phd)
- 3 June 2022 Capital Workshop : Workshop capital 2022 : scalable and precise timing analysis for multicore (...)
- 14 June 2022 Joel Goossens: Real-time computing, foundation
- 16 June 2022 Joel Goossens: Periodicity of real-time priority driven schedulers with preemption delay on (...)
- 21 June 2022 Joel Goossens: Real-time computing, multiprocessor scheduling problems
Seminars
New publications
- Some Recent Publications
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Exact Worst Case Self-Stabilization Time
- Léo Gourdin: PhD Student session: formally verified postpass scheduling with peephole optimization for AArch64
- Abdelhakim Baouya, Salim CHEHIDA, Samir Ouchani, Saddek Bensalem, Marius Bozga: Generation and verification of learned stochastic automata using k-NN and statistical model checking
- Karine Altisen, Stéphane Devismes, Erwan Jahier: SASA: a SimulAtor of Self-stabilizing Algorithms
Jobs and internships
- Jobs and internships
- (un)decidability of polyhedral invariant inference
- Thèse CIFRE : Cybersecurity - Fault injection attacks
- Thèse/PhD Position - Coverage Measures for Machine Learning Enabled Cyber-Physical Systems
- verified decomposition of arithmetic operators
- Verified global value numbering
- [L3/M1/M2 Internship] Topics in Formally Verified Compilation
- [master or PhD] Convex polyhedra in floating point
- [master] automatic insertion of countermeasures in a verified compiler
- [Master] Decision Procedures for Separation Logic Modulo Theories of Data
- [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
- [master] formally verified hash-consing
- [Master] Local Reasoning about Reconfigurable Component-based Systems
- [Master] Multi-core Interference analysis and Global Scheduling
- [Master] Simulation of Distributed Algorithms
- [Master] Verifying Concurrent Systems with Automata over Infinite Alphabets
Browsing
Sections
-
Verimag
- Members
- Publications
- Tools
- Jobs and Internships
- Projects
- Partners
-
Workshops and Conferences
- 20 years of Verimag, September
- PERSYVAL-Lab Summer School on
- ACES’2008 September 29th, (...)
- ADSL 2018
- ADSL 2020 (@POPL 2020)
- AlgoTel 2017
- AlgoTel et CoRes 2020
- ARCH14
- ARTIST Summer School in (...)
- ARTIST2 Summer School 2008 in
- ASL 2022 : Advances in (...)
- AVM 2014
- AVoCS 2019
- BEeSy 2015
- CAPITAL Workshop - sCalable
- CAS 2012, January 13, Grenoble
- CAV 2009 June 26 - July (...)
- EMSOFT 2009 October 12 - (...)
- ETAPS 2014
- Euro-Par 2016
- FAC 2014
- FIMCP 2013, May 2nd, Marrakech
- FORMATS 2014
- FORMATS 2015
- GreHack 2016
- GT Verif 2018
- HSB 2014
- HSCC 2012, Apr 17-19, Beijing
- ICDCN 2012, January 3-6, (...)
- IWHSB 2013
- MEMOCODE 2010, July 26-28,
- MEMOCODE 2011, July 11-13,
- MeTRiD 2018
- MOVEP 2020
- RESSI 2017
- RTNS 2017
- RV 2018
- SSS 2020
- SSS’2011, October 10-12, (...)
- SSS’2016
- Synchron 2019
- SynCoP 2014
- Toward Systems Biology (...)
- VECoS 2018
- VVS
- WCET 2013, July 9, 2013, (...)
- WFAC’2008 - October 19th, (...)
- Workshop CAPITAL
- Workshop CAPITAL 2022: (...)
- Workshop on Timing Anomalies
- RESSI 2017 : les Rendez-vous
- Seminars
- Documents
- Topics
- Contact
- Site Map
