Home > Verimag > Workshops and Conferences > 20 years of Verimag > 20 years of Verimag
20 years of Verimag
News
Seminars
- Seminars
- 2 February 2023 Charlie Jacomme: A comprehensive, formal and automated analysis of the edhoc protocol.
- 6 February 2023 Bruno Ferres: Using model checking for electrical rule checking of integrated circuits at (...)
- 20 February 2023 Anais Durand: Exploration of 3d environments by swarms of luminous autonomous robots.
- 23 February 2023 Léo Robert: How fast do you heal? a taxonomy for post-compromise security in secure-channel (...)
- 2 March 2023 Arthur Perais: Exploring instruction fusion opportunities in general purpose processors
New publications
- Some Recent Publications
- Abdelhakim Baouya, Otmane Ait Mohamed, Samir Ouchani: Toward a context-driven deployment optimization for embedded systems: a product line approach
- Abdelhakim Baouya, Samir Ouchani, Saddek Bensalem: Formal Modelling and Security Analysis of Inter-Operable Systems
- Mnacho Echenim, Radu Iosif, Nicolas Peltier: Entailment is Undecidable for Symbolic Heap Separation Logic Formul\ae with Non-Established Inductive Rules
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certification of an exact worst-case self-stabilization time
Jobs and internships
- Jobs and internships
- [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
- Measures against speculative attacks in a certified optimizing compiler
- Security counter-measures in a certified optimizing compiler
- Thèse CIFRE : Cybersecurity - Fault injection attacks
- Verified hash tables and hash-consing
- [master/PhD] Formally verified optimizations for safety-critical embedded code
- [master/PhD] Static analysis of “pseudo-LRU” caches
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
- [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
- [Master] Simulation of Distributed Algorithms
- [Master] Sûreté des essaims de robots mobiles
- [Master]Leakage in presence of an active and adaptive adversary
- [Post-Doc] Open postdoc position (Software Security, Formal Methods, IIoT)
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
-
Verimag
- Members
- Publications
- Tools
- Ongoing Phd Thesis
- Jobs and Internships
- Projects
- Partners
-
Workshops and Conferences
- 20 years of Verimag, September
- PERSYVAL-Lab Summer School on
- ACES’2008 September 29th, (...)
- ADSL 2018
- ADSL 2020 (@POPL 2020)
- AlgoTel 2017
- AlgoTel et CoRes 2020
- ARCH14
- ARTIST Summer School in (...)
- ARTIST2 Summer School 2008 in
- ASL 2022 : Advances in (...)
- AVM 2014
- AVoCS 2019
- BEeSy 2015
- CAPITAL Workshop - sCalable
- CAS 2012, January 13, Grenoble
- CAV 2009 June 26 - July (...)
- EMSOFT 2009 October 12 - (...)
- ETAPS 2014
- Euro-Par 2016
- FAC 2014
- FIMCP 2013, May 2nd, Marrakech
- FORMATS 2014
- FORMATS 2015
- GreHack 2016
- GT Verif 2018
- HSB 2014
- HSCC 2012, Apr 17-19, Beijing
- ICDCN 2012, January 3-6, (...)
- IWHSB 2013
- MEMOCODE 2010, July 26-28,
- MEMOCODE 2011, July 11-13,
- MeTRiD 2018
- MOVEP 2020
- RESSI 2017
- RTNS 2017
- RV 2018
- SSS 2020
- SSS’2011, October 10-12, (...)
- SSS’2016
- Synchron 2019
- SynCoP 2014
- Toward Systems Biology (...)
- VECoS 2018
- VVS
- WCET 2013, July 9, 2013, (...)
- WFAC’2008 - October 19th, (...)
- Workshop CAPITAL
- Workshop CAPITAL 2022: (...)
- Workshop on Timing Anomalies
- RESSI 2017 : les Rendez-vous
- Seminars
- Documents
- Topics
- Contact
- Site Map
