Accueil
>
Verimag
>
Thèse en cours
>
Thèse en cours
Thèse en cours
Etienne Boespflug
(2018 - 2023)
Akshay Mambakam
(2019 - 2023)
Thomas Mari
(2019 - 2023)
Leo Gourdin
(2020 - 2023)
Hamzah Al-Qadasi
(2020 - 2023)
Aina Rasoldier
(2020 - 2023)
Soline Ducousso
(2020 - 2023)
Ihab Alshaer
(2020 - 2023)
Thomas Vigouroux
(2021 - 2024)
Bob Aubouin-Pairault
(2021 - 2024)
Lucas Bueri
(2021 - 2024)
Hadi Dayekh
(2021 - 2024)
Daniel De Carvalho
(2021 - 2024)
Alban Reynaud
(2022 - 2025)
Oussama Oulkaid
(2022 - 2025)
Abderrahmane Bouguern
(2022 - 2025)
Ana Maria Gomez Ruiz
(2022 - 2025)
Ana Maria Gomez Ruiz
(2022 - 2025)
Actualités
Séminaires
Séminaires
6 février 2023
Bruno Ferres:
using model checking for electrical rule checking of integrated circuits at (...)
20 février 2023
Anais Durand:
Exploration of 3d environments by swarms of luminous autonomous robots.
23 février 2023
Léo Robert:
How fast do you heal? a taxonomy for post-compromise security in secure-channel (...)
2 mars 2023
Arthur Perais:
Exploring instruction fusion opportunities in general purpose processors
Nouvelles publications
Quelques Publications Récentes
Karine Altisen, Pierre Corbineau, Stéphane Devismes:
Certification of an exact worst-case self-stabilization time
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing Synchronous Unison in Directed Networks
Marius Bozga, Radu Iosif, Joseph Sifakis:
Verification of component-based systems with recursive architectures
Marius Bozga, Joseph Sifakis:
Correct by Design Coordination of Autonomous Driving Systems
Offres d'emploi et stages
Offres d'emploi et stages
[Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Measures against speculative attacks in a certified optimizing compiler
Security counter-measures in a certified optimizing compiler
Thèse CIFRE : Cybersecurity - Fault injection attacks
Verified hash tables and hash-consing
[master/PhD] Formally verified optimizations for safety-critical embedded code
[master/PhD] Static analysis of “pseudo-LRU” caches
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
[Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
[Master] Simulation of Distributed Algorithms
[Master] Sûreté des essaims de robots mobiles
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Navigation
Rubriques
Verimag
Membres
Publications
Outils
Thèse en cours
Emplois et stages
Projets
Partenaires
Colloques et Conférences
Séminaires
Documents
Axes
Contact
Plan du site
Acces au Batiment
Contact
|
Plan du site
|
Site réalisé avec SPIP 3.2.17
+
AHUNTSIC
[CC License]
info visites
1997043
English
Français