Anciens de l’équipe Synchrone

Actualités

• ACTUALITÉS
  • Susanne Graf a recu le prix CAV 2022

Séminaires

• Séminaires
  • 13 décembre 2022 Ezio Bertocci: Automatic invariant generations for probabilistic loops

Nouvelles publications

• Quelques Publications Récentes
  • Léo Gourdin: PhD Student session: formally verified postpass scheduling with peephole optimization for AArch64
  • Stéphane Devismes, Anissa Lamani, Franck Petit, Pascal Raymond, Sébastien Tixeuil: Terminating Exploration of a Grid by an Optimal Number of Asynchronous Oblivious Robots
  • David Monniaux, Cyril Six: Simple, light, yet formally verified, global common subexpression elimination and loop-invariant code motion
  • Salim Chedida, Abdelhakim Baouya, Saddek Bensalem, Marius Bozga: Learning and analysis of sensors behavior in IoT systems using statistical model checking

Offres d'emploi et stages

• Offres d'emploi et stages
  • [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
  • Measures against speculative attacks in a certified optimizing compiler
  • Security counter-measures in a certified optimizing compiler
  • Thèse CIFRE : Cybersecurity - Fault injection attacks
  • Thèse/PhD Position - Coverage Measures for Machine Learning Enabled Cyber-Physical Systems
  • Verified hash tables and hash-consing
  • [master/PhD] Formally verified optimizations for safety-critical embedded code
  • [master/PhD] Static analysis of “pseudo-LRU” caches
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
  • [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor
  • [Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
  • [Master] Simulation of Distributed Algorithms
  • [Post-Doc] Open postdoc position (Software Security, Formal Methods, IIoT)
  • [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences

Rubriques

• Verimag
• Axes
• Contact
• Plan du site

---

• Acces au Batiment