Paolo Torrini, Paul Caspi, Pascal Raymond
From Fault-Trees to Safety Conditions (2007)
From Fault-Trees to Safety Conditions (2007)
TR-2007-6.pdf
Keywords: Fault trees, safety conditions, formal verification
Abstract:
Home > Verimag > Publications
Technical Reports
TR-2007-6.pdf
Keywords: Fault trees, safety conditions, formal verification
Abstract:
Browsing
News
Seminars
- Seminars
- 7 December 2021 Alessio Mansutti: Efficient complementation of semilinear sets and the vc dimension of presburger (...)
- 9 December 2021 The seminar by Charlie Jacomme: is cancelled
- 13 December 2021 Joseph Sifakis: Specification and validation of autonomous driving systems: a multilevel semantic (...)
- 13 January 2022 Benjamin Blanc: Formal methods in practice: model checking in the railway industry
New publications
- Some Recent Publications
- Mnacho Echenim, Radu Iosif, Nicolas Peltier: The Bernays-Schönfinkel-Ramsey Class of Separation Logic with Uninterpreted Predicates
- Salim CHEHIDA, Abdelhakim Baouya, Saddek Bensalem, Marius Bozga: Learning and analysis of sensors behavior in IoT systems using statistical model checking
- Mnacho Echenim, Radu Iosif, Nicolas Peltier: Entailment Checking in Separation Logic with Inductive Definitions is 2-EXPTIME hard
- Vincent Werner, Laurent Maingault, Marie-Laure Potet: An End-to-End Approach for Multi-Fault Attack Vulnerability Assessment
Jobs and internships
- Jobs and internships
- PhD position: software vulnerability analysis guided by countermeasures and attacker capabilities
- (un)decidability of polyhedral invariant inference
- PhD position: Encoding and Sampling of Constrained Signal Spaces for Validation of CPS
- verified decomposition of arithmetic operators
- Verified global value numbering
- [L3/M1/M2 Internship] Topics in Formally Verified Compilation
- [M2 Internship] Leakage in presence of an active and adaptive adversary
- [M2 Internship] Security counter-measures in a certified optimizing compiler
- [M2R Internship] Analyse et Evaluation d’implémentations sécurisées robustes à l’injection de fautes
- [M2R Internship] Patch analysis of IIoT components
- [master or PhD] Convex polyhedra in floating point
- [master] automatic insertion of countermeasures in a verified compiler
- [Master] Decision Procedures for Separation Logic Modulo Theories of Data
- [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
- [master] formally verified hash-consing
- [Master] Local Reasoning about Reconfigurable Component-based Systems
- [Master] Multi-core Interference analysis and Global Scheduling
- [Master] Simulation of Distributed Algorithms
- [Master] Verifying Concurrent Systems with Automata over Infinite Alphabets
