Home
>
Verimag
>
Publications
Technical Reports
Paolo Torrini, Paul Caspi, Pascal Raymond
From Fault-Trees to Safety Conditions (2007)
TR-2007-6.pdf
Keywords:
Fault trees, safety conditions, formal verification
Abstract:
/BOUCLE_trep>
Browsing
Sections
Verimag
Members
Publications
Peer reviewed
Technical Reports
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
7 November 2024
Aurèle Barrière:
Tba
New publications
Some Recent Publications
Aina Rasoldier, Jacques Combaz, Alain Girault, Kevin Marquet, Sophie Quinton:
Assessing the Potential of Carpooling for Reducing Vehicle Kilometers Traveled
Dominique Larchey-Wendling, Jean-François Monin:
Proof Pearl: Faithful Computation and Extraction of \mu-Recursive Algorithms in Coq
Erwan Jahier, Karine Altisen, Stéphane Devismes:
Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
Karine Altisen, Pierre Corbineau, Stéphane Devismes:
Complexité certifiée d'algorithmes autostabilisants en rondes
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Formal Modeling and Verification of Parameterized and Distributed Systems
[Funded PhD] Improving Diagnosis for a Formal Verification Tool for Electrical Circuits at Transistor Level
[Funded PhD] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.16
+
AHUNTSIC
[CC License]
info visites
4059722
English
Français