Paolo Torrini, Paul Caspi, Pascal Raymond
From Fault-Trees to Safety Conditions (2007)
From Fault-Trees to Safety Conditions (2007)
TR-2007-6.pdf
Keywords: Fault trees, safety conditions, formal verification
Abstract:
Home > Verimag > Publications
Technical Reports
TR-2007-6.pdf
Keywords: Fault trees, safety conditions, formal verification
Abstract:
Browsing
News
Seminars
New publications
- Some Recent Publications
- Florence Maraninchi: Let Us Not Put All Our Eggs in One Basket
- Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna: Model Checking of Distributed Algorithms using Synchronous Programs
- Léo Gourdin: Lazy Code Transformations in a Formally Verified Compiler
- Paolo Torrini, Sylvain Boulmé: A CompCert Backend with Symbolic Encryption
Jobs and internships
- Jobs and internships
- [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
- PERSYVAL Master 2 Scholarships
- [Master] Modeling and Characterizing Fault Attacks exploiting the Memory Architecture
- [Master] Proved-Secure Compilation for RISC-V Processor
- [Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modeling and Simulation of Modular Robots with DR-BIP
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PhD] Logical Foundations of Self-Adapting Distributed Systems
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
