Home
>
Topics
>
Shared Resources
>
Jobs and Internships
>
Jobs and Internships
Jobs and Internships
Postdocs
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Masters
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[Master] Adapting Hardware Platforms to a Multi-Core Response Time Analysis Framework
[Master] Towards New Frontiers in Multi-Core Response Time Analysis?
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
Jobs in the whole Verimag lab
New publications
Some Recent Publications (Ressources Partagées)
Erwan Jahier, Karine Altisen, Stéphane Devismes:
Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
Karine Altisen, Pierre Corbineau, Stéphane Devismes:
Complexité certifiée d'algorithmes autostabilisants en rondes
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
David Monniaux, Sylvain Boulmé:
Chamois: agile development of CompCert extensions for optimization and security
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Bruno Ferres, Oussama Oulkaid, Ludovic Henrio, Mehdi Khosravian, Matthieu Moy, Gabriel Radanne, Pascal Raymond:
Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna:
Model Checking of Distributed Algorithms using Synchronous Programs
Léo Gourdin:
Lazy Code Transformations in a Formally Verified Compiler
Jobs and internships
Jobs and internships (Ressources Partagées)
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[Master] Adapting Hardware Platforms to a Multi-Core Response Time Analysis Framework
[Master] Towards New Frontiers in Multi-Core Response Time Analysis?
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
Browsing
Sections
Verimag
Topics
Shared Resources
Members
Publications
Partners
Projects
Tools
Ongoing Phd Thesis
Jobs and Internships
ETiCS
Formal Proofs
PACS
MOHYTOS
FETLAS
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.2.16
+
AHUNTSIC
[CC License]
info visites
4182735
English
Français