Home
>
Archives
>
Synchrone (Archive)
>
Synchrone Research Topics
>
Virtual Prototyping and Simulation
xxx
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
New publications
Some Recent Publications
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin:
Specification and model-checking of space systems in the TASTE toolset
Jobs and internships
Jobs and internships
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.4.7
+
AHUNTSIC
[CC License]
info visites
5421525
English
Français