Home
>
Archives
>
Synchrone (Archive)
>
Synchrone Research Topics
>
Synchrone Research Topics
Synchrone Research Topics
Virtual Prototyping and Simulation
Distributed Algorithms and Applications to Embedded Systems
Automatic Testing of Reactive Systems
Past Research Topics
Languages and Tools for Critical Real-Time Systems
News
NEWS
Junior professorship chair on verifiable / explainable artificial intelligence
Seminars
Seminars
2 May 2024
Matthieu Moy:
How to build a broken system?
30 May 2024
Mohamed Maghenem:
A hybrid-systems framework for distributed gradient-based estimation
New publications
Some Recent Publications
Gaëlle Walgenwitz, Benjamin Wack:
Retour d'expérience -- modélisation par des automates d'un objet concret, le flexagone
Karine Altisen, Stéphane Devismes, Erwan Jahier:
sasa: a SimulAtor of Self-stabilizing Algorithms
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna:
Model Checking of Distributed Algorithms using Synchronous Programs
Léo Gourdin:
Lazy Code Transformations in a Formally Verified Compiler
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
Junior professorship chair on verifiable / explainable artificial intelligence
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3954488
English
Français