xxx

Sections

• Verimag
• Topics
• Contact
• Site Map

---

• Building Access

News

Seminars

• Seminars
  • 14 November 2024 Lisa Maile: Real-time communication with dynamic network traffic using time-sensitive networking
  • 21 November 2024 Chao Huang: Safe reinforcement learning with verification in the loss
  • 28 November 2024 Grégoire Bussone: Tba (synchronous language compilers: translation validation and optimizations)
  • 2 December 2024 Thomas Vigouroux: Quantitative analysis for adaptive attackers (Phd)
  • 12 December 2024 Lucas Bueri: Tba (Phd)

New publications

• Some Recent Publications
  • Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna: Model Checking of Distributed Algorithms using Synchronous Programs
  • Léo Gourdin: Lazy Code Transformations in a Formally Verified Compiler
  • Erwan Jahier, Karine Altisen, Stéphane Devismes: Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
  • Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing Synchronous Unison in Directed Networks

Jobs and internships

• Jobs and internships
  • [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • PERSYVAL Master 2 Scholarships
  • [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
  • [Funded PhD] Quantitative analysis of software security against adaptive attacks
  • [Master] Adapting Hardware Platforms to a Multi-Core Response Time Analysis Framework
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor
  • [Master] Towards New Frontiers in Multi-Core Response Time Analysis?
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences