Home
>
Archives
>
Synchrone (Archive)
>
Dissemination
>
Dissemination
Dissemination
VERIMAG + STMicroelectronics common projects [2002...[
Courses and Curricula
Industrial Case-Studies
SYNCHRON
SLAP and SLA++P
Argosim
News
NEWS
Development, design, and semantics of programming languages
Tenure track research position at CNRS
New publications
Some Recent Publications
Marius Bozga, Radu Iosif, Arnaud Sangnier, Neven Villani:
Counting Abstraction and Decidability for the Verification of Structured Parameterized Networks
Akram Idani, Yves Ledru, German Vega:
Formal model-driven security combining B-method and process algebra: The B4MSecure platform
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian:
Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs
Jobs and internships
Jobs and internships
Tenure track research position at CNRS
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.4.16
+
AHUNTSIC
[CC License]
info visites
7413542
English
Français