Qui contacter

Actualités

• Conférences
  • Workshop CAPITAL 2022 : sCalable And PrecIse Timing AnaLysis for multicore platforms

Nouvelles publications

• Quelques Publications Récentes
  • Karine Altisen, Pierre Corbineau, Stéphane Devismes: Exact Worst Case Self-Stabilization Time
  • Léo Gourdin: PhD Student session: formally verified postpass scheduling with peephole optimization for AArch64
  • Abdelhakim Baouya, Salim CHEHIDA, Samir Ouchani, Saddek Bensalem, Marius Bozga: Generation and verification of learned stochastic automata using k-NN and statistical model checking
  • Cristian Ene, Laurent Mounier, Marie-Laure Potet: Output-sensitive Information flow analysis

Offres d'emploi et stages

• Offres d'emploi et stages
  • PhD position : software vulnerability analysis guided by countermeasures and attacker capabilities
  • (un)decidability of polyhedral invariant inference
  • verified decomposition of arithmetic operators
  • Verified global value numbering
  • [L3/M1/M2 Internship] Topics in Formally Verified Compilation
  • [M2 Internship] Leakage in presence of an active and adaptive adversary
  • [master or PhD] Convex polyhedra in floating point
  • [master] automatic insertion of countermeasures in a verified compiler
  • [Master] Decision Procedures for Separation Logic Modulo Theories of Data
  • [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
  • [master] formally verified hash-consing
  • [Master] Local Reasoning about Reconfigurable Component-based Systems
  • [Master] Multi-core Interference analysis and Global Scheduling
  • [Master] Simulation of Distributed Algorithms
  • [Master] Verifying Concurrent Systems with Automata over Infinite Alphabets

Rubriques

• Verimag
• Axes
• Contact
  • Qui contacter
  • Venir à Verimag
• Plan du site

• Acces au Batiment