Information Flow Security Analysis

Rubriques

• Verimag
• Axes
• Contact
• Plan du site

---

• Acces au Batiment

Actualités

Nouvelles publications

• Quelques Publications Récentes
  • Florence Maraninchi: Revisiting "Good" Software Design Principles To Shape Undone Computer Science Topics
  • David Monniaux, Léo Gourdin, Sylvain Boulmé, Olivier Lebeltel: Testing a Formally Verified Compiler
  • Karine Altisen, Stéphane Devismes, Anaïs Durand, Colette Johnen, Franck Petit: Self-stabilizing Systems in Spite of High Dynamics
  • Joseph Sifakis: Testing System Intelligence

Offres d'emploi et stages

• Offres d'emploi et stages
  • [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
  • [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
  • [Funded PhD] Quantitative analysis of software security against adaptive attacks
  • [Master] Adapting Hardware Platforms to a Multi-Core Response Time Analysis Framework
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor
  • [Master] Towards New Frontiers in Multi-Core Response Time Analysis ?
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences