Accueil
>
Archives
>
RSD
>
Thèmes de recherche
>
Scalable Verification and Analysis Techniques
Information Flow Security Analysis
[article under construction]
Navigation
Rubriques
Verimag
Axes
Contact
Plan du site
Acces au Batiment
Actualités
Séminaires
Séminaires
11 février 2021
Franck Pommereau:
To be announced
Nouvelles publications
Quelques Publications Récentes
Nicolas Basset, Thao Dang, Akshay Mambakam, José Ignacio Requeno Jarabo:
Learning Specifications for Labelled Patterns
Maximilien Dupont De Dinechin, Matheus Schuh, Matthieu Moy, Claire Maiza:
Scaling Up the Memory Interference Analysis for Hard Real-Time Many-Core Systems
Marius Bozga, Javier Esparza, Radu Iosif, Joseph Sifakis, Christoph Welzel:
Structural Invariants for the Verification of Systems with Parameterized Architectures
Karine Altisen, Ajoy Kumar Datta, Stéphane Devismes, Anaïs Dubois, Lawrence L. Larmore:
Election in Unidirectional Rings with Homonyms
Offres d'emploi et stages
Offres d'emploi et stages
Certified compilation for security
Convex polyhedra in floating point
Decision Procedures for Separation Logic Modulo Theories of Data
Local Reasoning about Reconfigurable Component-based Systems
PhD position : Encoding and Sampling of Constrained Signal Spaces for Validation of CPS
Postdoctoral position at VERIMAG
Simulation of Distributed Algorithms
Verifying Concurrent Systems with Automata over Infinite Alphabets
Contact
|
Plan du site
|
Site réalisé avec SPIP 3.1.13
+
AHUNTSIC
[CC License]
info visites
1699055
English
Français