Accueil
>
Archives
>
RSD (Archive)
>
Thèmes de recherche
>
Scalable Verification and Analysis Techniques
Information Flow Security Analysis
[article under construction]
Navigation
Rubriques
Verimag
Axes
Contact
Plan du site
Acces au Batiment
Actualités
ACTUALITÉS
Joseph Sifakis élu membre de la National Academy of Sciences
Nouvelles publications
Quelques Publications Récentes
Karine Altisen, Pierre Corbineau, Stéphane Devismes:
Complexité certifiée d'algorithmes autostabilisants en rondes
Joseph Sifakis:
Testing System Intelligence
Gaëlle Walgenwitz, Benjamin Wack:
Retour d'expérience -- modélisation par des automates d'un objet concret, le flexagone
David Monniaux, Léo Gourdin, Sylvain Boulmé, Olivier Lebeltel:
Testing a Formally Verified Compiler
Offres d'emploi et stages
Offres d'emploi et stages
[Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Bourses PERSYVAL de M2
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Formal Modeling and Verification of Parameterized and Distributed Systems
[Funded PhD] Improving Diagnosis for a Formal Verification Tool for Electrical Circuits at Transistor Level
[Funded PhD] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Contact
|
Plan du site
|
Site réalisé avec SPIP 4.2.13
+
AHUNTSIC
[CC License]
info visites
3994515
English
Français