Home
>
Archives
>
RSD (Archive)
>
Research Topics
>
Scalable Verification and Analysis Techniques
Information Flow Security Analysis
[article under construction]
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
NEWS
Development, design, and semantics of programming languages
Tenure track research position at CNRS
Seminars
Seminars
26 November 2026
Basile Gros:
Proxy-based small inversions for the rocq prover (Phd)
New publications
Some Recent Publications
Marius Bozga, Radu Iosif, Florian Zuleger:
Iterating Non-Aggregative Structure Compositions
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian:
Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Karine Altisen, Marius Bozga:
Revisited Convergence of a Self-stabilizing BFS Spanning Tree Algorithm
Jobs and internships
Jobs and internships
Tenure track research position at CNRS
Contact
|
Site Map
|
Site powered by SPIP 4.4.23
+
AHUNTSIC
[CC License]
info visites
8349122
English
Français