Home
>
Archives
>
RSD (Archive)
>
Research Topics
>
Scalable Verification and Analysis Techniques
Information Flow Security Analysis
[article under construction]
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
7 November 2024
Aurèle Barrière:
Formal verification beyond traditional compilation
2 December 2024
Thomas Vigouroux:
Quantitative analysis for adaptive attackers (Phd)
12 December 2024
Lucas Bueri:
Tba (Phd)
New publications
Some Recent Publications
Gaëlle Walgenwitz, Benjamin Wack:
Retour d'expérience -- modélisation par des automates d'un objet concret, le flexagone
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna:
Model Checking of Distributed Algorithms using Synchronous Programs
Florence Maraninchi:
Quelle recherche en informatique pour un numérique inscrit dans les limites planétaires ?
Karine Altisen, Pierre Corbineau, Stéphane Devismes:
Certification of an exact worst-case self-stabilization time
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Adapting Hardware Platforms to a Multi-Core Response Time Analysis Framework
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Towards New Frontiers in Multi-Core Response Time Analysis?
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.16
+
AHUNTSIC
[CC License]
info visites
4125441
English
Français