Home
>
Archives
>
RSD (Archive)
>
Research Topics
>
Scalable Verification and Analysis Techniques
Information Flow Security Analysis
[article under construction]
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
NEWS
Development, design, and semantics of programming languages
Tenure track research position at CNRS
New publications
Some Recent Publications
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian:
Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel Baiocchi Sant'anna:
Model checking of distributed algorithms using synchronous programs
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Jobs and internships
Jobs and internships
Tenure track research position at CNRS
Contact
|
Site Map
|
Site powered by SPIP 4.4.16
+
AHUNTSIC
[CC License]
info visites
8384158
English
Français