Home
>
Archives
>
RSD (Archive)
>
Research Topics
>
Scalable Verification and Analysis Techniques
Information Flow Security Analysis
[article under construction]
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
Conferences
November 24-28 2025
Synchron 2025
Seminars
Seminars
21 November 2025
Oussama Oulkaid:
Formal models of integrated circuits for transistor level electrical verification (Phd)
25 November 2025
Véronique Cortier:
Electronic voting: design, attack, and formal verification
1 December 2025
Sylvain Boulme:
Introduction à la programmation orientée objet en crystal
4 December 2025
Jannik Laval:
A venir (thème cybersécu)
11 December 2025
Thaïs Baudon:
A venir (thème: compilation optimisant les représentations mémoire)
18 December 2025
Jérémie Decouchant:
A venir (theme cybersecu)
New publications
Some Recent Publications
Marius Bozga, Radu Iosif, Arnaud Sangnier, Neven Villani:
Counting Abstraction and Decidability for the Verification of Structured Parameterized Networks
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Akram Idani, Yves Ledru, German Vega:
Formal model-driven security combining B-method and process algebra: The B4MSecure platform
Jobs and internships
Jobs and internships
[Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
[Master] Decision Procedure for Equivalence Relations
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.4.5
+
AHUNTSIC
[CC License]
info visites
5127775
English
Français