Accueil
>
Verimag
>
Séminaires
Détails sur le séminaire
salle A. Turing CE4
2 décembre 2013 - 14h00
A higher order to first order translation
par
Thibault Gauthier
de n/a
Abstract: An implementation of an interaction between a proof assistant HOL4 and an automated prover
Beagle.
Navigation
Rubriques
Verimag
Membres
Publications
Outils
Thèse en cours
Emplois et stages
Projets
Partenaires
Colloques et Conférences
Séminaires
Archives
Documents
Axes
Contact
Plan du site
Acces au Batiment
Actualités
ACTUALITÉS
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
Séminaires
Séminaires
2 mai 2024
Matthieu Moy:
How to build a broken system?
30 mai 2024
Mohamed Maghenem:
A hybrid-systems framework for distributed gradient-based estimation
Nouvelles publications
Quelques Publications Récentes
Claire Maiza:
Hardware and software analyses for precise and efficient timing analysis
David Monniaux, Léo Gourdin, Sylvain Boulmé, Olivier Lebeltel:
Testing a Formally Verified Compiler
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing Synchronous Unison in Directed Networks
Karine Altisen, Stéphane Devismes, Erwan Jahier:
sasa: a SimulAtor of Self-stabilizing Algorithms
Offres d'emploi et stages
Offres d'emploi et stages
[Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Bourses PERSYVAL de M2
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Contact
|
Plan du site
|
Site réalisé avec SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3943951
English
Français