Home
>
Verimag
>
Seminars
Seminar details
salle A. Turing CE4
18 February 2014 - 14h00
Safety Problems are NP-complete for Flat Integer Programs with Octagonal Loops
by
Radu Iosif
from VERIMAG
Abstract: a tutorial on rigorous acceleration techniques
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Documents
Topics
Contact
Site Map
Building Access
News
NEWS
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
Seminars
Seminars
4 April 2024
Sébastien Michelland:
Abstract interpreters: a monadic approach to modular verification
11 April 2024
Andrei Paskevich:
Coma: an intermediate verification language with explicit abstraction barriers
2 May 2024
Matthieu Moy:
How to build a broken system?
New publications
Some Recent Publications
Erwan Jahier, Karine Altisen, Stéphane Devismes:
Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
Claire Maiza:
Hardware and software analyses for precise and efficient timing analysis
Karine Altisen, Stéphane Devismes, Erwan Jahier:
sasa: a SimulAtor of Self-stabilizing Algorithms
Karine Altisen, Pierre Corbineau, Stéphane Devismes:
Certification of an exact worst-case self-stabilization time
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3899598
English
Français