Home
>
Verimag
>
Seminars
Seminar details
salle A. Turing CE4
18 February 2014 - 14h00
Safety Problems are NP-complete for Flat Integer Programs with Octagonal Loops
by
Radu Iosif
from VERIMAG
Abstract: a tutorial on rigorous acceleration techniques
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Documents
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
13 March 2025
Thomas Carle:
Minotaur: a timing-predictable riscv (cva6) core
New publications
Some Recent Publications
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
On Self-stabilizing Leader Election in Directed Networks
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Jobs and internships
Jobs and internships
[Professor] Université Grenoble Alpes
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Analyzing fault parameters triggering timing anomalies
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.17
+
AHUNTSIC
[CC License]
info visites
4317381
English
Français