Home > Verimag > Seminars

Seminar details

salle A. Turing CE4
18 February 2014 - 14h00
Safety Problems are NP-complete for Flat Integer Programs with Octagonal Loops
by Radu Iosif from VERIMAG

Abstract: a tutorial on rigorous acceleration techniques

New publications

Some Recent Publications
- Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet: Formally Verified Hardening of C Programs against Hardware Fault Injection
- Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian: Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs
- Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian: A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
- Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin: Specification and model-checking of space systems in the TASTE toolset

Contact | Site Map | Site powered by SPIP 4.4.28 + AHUNTSIC [CC License]

info visites 56772687

UGA

CNRS

INP Grenoble