Home
>
Verimag
>
Seminars
Seminar details
salle A. Turing CE4
18 February 2014 - 14h00
Safety Problems are NP-complete for Flat Integer Programs with Octagonal Loops
by
Radu Iosif
from VERIMAG
Abstract: a tutorial on rigorous acceleration techniques
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Documents
Topics
Contact
Site Map
Building Access
News
NEWS
Joseph Sifakis elected member of the National Academy of Sciences
New publications
Some Recent Publications
Florence Maraninchi:
Quelle recherche en informatique pour un numérique inscrit dans les limites planétaires ?
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Gaëlle Walgenwitz, Benjamin Wack:
Retour d'expérience -- modélisation par des automates d'un objet concret, le flexagone
Claire Maiza:
Hardware and software analyses for precise and efficient timing analysis
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Formal Modeling and Verification of Parameterized and Distributed Systems
[Funded PhD] Improving Diagnosis for a Formal Verification Tool for Electrical Circuits at Transistor Level
[Funded PhD] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.13
+
AHUNTSIC
[CC License]
info visites
3994504
English
Français