Home
>
Verimag
>
Seminars
Seminar details
CTL
24 March 2009 - 13h30
Chiffrement homomorphe additif et multiplicatif basé sur le pire cas de uSVP
by
Carlos Aguilar Melchor
from Universite de Limoges XLIM
Résumé :
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Documents
Topics
Contact
Site Map
Building Access
News
NEWS
Junior professorship chair on verifiable / explainable artificial intelligence
Seminars
Seminars
2 May 2024
Matthieu Moy:
How to build a broken system?
30 May 2024
Mohamed Maghenem:
A hybrid-systems framework for distributed gradient-based estimation
New publications
Some Recent Publications
Aina Rasoldier, Jacques Combaz, Alain Girault, Kevin Marquet, Sophie Quinton:
Assessing the Potential of Carpooling for Reducing Vehicle Kilometers Traveled
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
On Self-stabilizing Leader Election in Directed Networks
Léo Gourdin, Benjamin Bonneau, Sylvain Boulmé, David Monniaux, Alexandre Bérard:
Formally Verifying Optimizations with Block Simulations
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
Junior professorship chair on verifiable / explainable artificial intelligence
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3949928
English
Français