Home
>
Verimag
>
Seminars
Seminar details
CTL
24 March 2009 - 13h30
Chiffrement homomorphe additif et multiplicatif basé sur le pire cas de uSVP
by
Carlos Aguilar Melchor
from Universite de Limoges XLIM
Résumé :
Browsing
Sections
Verimag
Direction and Boards
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Documents
Topics
Contact
Site Map
Building Access
News
NEWS
Development, design, and semantics of programming languages
Tenure track research position at CNRS
Seminars
Seminars
2 July 2026
Léo Colisson palais:
Towards intuitive and formal security proofs using quantum-inspired diagrammatic reasoning
New publications
Some Recent Publications
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin:
Specification and model-checking of space systems in the TASTE toolset
Marius Bozga, Radu Iosif, Florian Zuleger:
Iterating Non-Aggregative Structure Compositions
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel Baiocchi Sant'anna:
Model checking of distributed algorithms using synchronous programs
Jobs and internships
Jobs and internships
Tenure track research position at CNRS
Contact
|
Site Map
|
Site powered by SPIP 4.4.15
+
AHUNTSIC
[CC License]
info visites
6797211
English
Français