Home
>
Verimag
>
Seminars
Seminar details
CTL
24 March 2009 - 13h30
Chiffrement homomorphe additif et multiplicatif basé sur le pire cas de uSVP
by
Carlos Aguilar Melchor
from Universite de Limoges XLIM
Résumé :
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Documents
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
28 November 2024
Grégoire Bussone:
Reducing copies and memory consumption in synchronous languages
2 December 2024
Thomas Vigouroux:
Quantitative analysis for adaptive attackers (Phd)
12 December 2024
Lucas Bueri:
Tba (Phd)
12 December 2024
Bob Aubouin-pairault:
(Phd)
New publications
Some Recent Publications
Léo Gourdin:
Lazy Code Transformations in a Formally Verified Compiler
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
On Self-stabilizing Leader Election in Directed Networks
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Adapting Hardware Platforms to a Multi-Core Response Time Analysis Framework
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Towards New Frontiers in Multi-Core Response Time Analysis?
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.16
+
AHUNTSIC
[CC License]
info visites
4155943
English
Français