Best Paper Award at NETYS’2020

Rubriques

• Verimag
  • Membres
  • Publications
  • Outils
  • Thèse en cours
  • Emplois et stages
  • Projets
  • Partenaires
  • Colloques et Conférences
  • Séminaires
  • Documents
• Axes
• Contact
• Plan du site

---

• Acces au Batiment

Actualités

Séminaires

• Séminaires
  • 6 février 2023 Bruno Ferres: using model checking for electrical rule checking of integrated circuits at (...)
  • 20 février 2023 Anais Durand: Exploration of 3d environments by swarms of luminous autonomous robots.
  • 23 février 2023 Léo Robert: How fast do you heal? a taxonomy for post-compromise security in secure-channel (...)
  • 2 mars 2023 Arthur Perais: Exploring instruction fusion opportunities in general purpose processors

Nouvelles publications

• Quelques Publications Récentes
  • Emma Ahrens, Marius Bozga, Radu Iosif, Joost-Pieter Katoen: Reasoning about distributed reconfigurable systems
  • Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certification of an exact worst-case self-stabilization time
  • Abdelhakim Baouya, Otmane Ait Mohamed, Samir Ouchani: Toward a context-driven deployment optimization for embedded systems: a product line approach
  • Florence Maraninchi: Let Us Not Put All Our Eggs in One Basket

Offres d'emploi et stages

• Offres d'emploi et stages
  • [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
  • Measures against speculative attacks in a certified optimizing compiler
  • Security counter-measures in a certified optimizing compiler
  • Thèse CIFRE : Cybersecurity - Fault injection attacks
  • Verified hash tables and hash-consing
  • [master/PhD] Formally verified optimizations for safety-critical embedded code
  • [master/PhD] Static analysis of “pseudo-LRU” caches
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
  • [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor
  • [Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
  • [Master] Simulation of Distributed Algorithms
  • [Master] Sûreté des essaims de robots mobiles
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences