Home
>
Archives
>
Synchrone (Archive)
>
Dissemination
>
Dissemination
Dissemination
VERIMAG + STMicroelectronics common projects [2002...[
Courses and Curricula
Industrial Case-Studies
SYNCHRON
SLAP and SLA++P
Argosim
News
NEWS
Development, design, and semantics of programming languages
Tenure track research position at CNRS
Seminars
Seminars
17 September 2026
Loup Lobet:
Vir, an intermediate representation for simd text processing
26 November 2026
Basile Gros:
Proxy-based small inversions for the rocq prover (Phd)
New publications
Some Recent Publications
Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin:
Specification and model-checking of space systems in the TASTE toolset
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel Baiocchi Sant'anna:
Model checking of distributed algorithms using synchronous programs
Marius Bozga, Radu Iosif, Arnaud Sangnier, Neven Villani:
Counting Abstraction and Decidability for the Verification of Structured Parameterized Networks
Akram Idani, Yves Ledru, German Vega:
Formal model-driven security combining B-method and process algebra: The B4MSecure platform
Jobs and internships
Jobs and internships
Tenure track research position at CNRS
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.4.23
+
AHUNTSIC
[CC License]
info visites
8349122
English
Français