Home
>
Archives
>
Synchrone (Archive)
>
Dissemination
>
Dissemination
Dissemination
VERIMAG + STMicroelectronics common projects [2002...[
Courses and Curricula
Industrial Case-Studies
SYNCHRON
SLAP and SLA++P
Argosim
News
NEWS
Development, design, and semantics of programming languages
Tenure track research position at CNRS
New publications
Some Recent Publications
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Akram Idani, Yves Ledru, German Vega:
Formal model-driven security combining B-method and process algebra: The B4MSecure platform
Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin:
Specification and model-checking of space systems in the TASTE toolset
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Jobs and internships
Jobs and internships
Tenure track research position at CNRS
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.4.16
+
AHUNTSIC
[CC License]
info visites
7817399
English
Français