Accueil
>
Archives
>
Synchrone (Archive)
>
Dissémination
>
Dissémination
Dissémination
VERIMAG + STMicroelectronics common projects [2002...[
Cours et filières
Cas d’études industriels
SYNCHRON
SLAP and SLA++P
Argosim
Actualités
Séminaires
Séminaires
27 mars 2025
Youssouf Oualhadj:
Robust timed synthesis
Nouvelles publications
Quelques Publications Récentes
Sylvain Boulmé:
Construire des logiciels fiables
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Florence Maraninchi:
Revisiting "Good" Software Design Principles To Shape Undone Computer Science Topics
Offres d'emploi et stages
Offres d'emploi et stages
[Professeur] Université Grenoble Alpes
[Funded PhD] Fault Injection Attacks : Automated Analysis of Counter-Measures At The Binary Level
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Analyzing fault parameters triggering timing anomalies
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
Navigation
Rubriques
Verimag
Axes
Contact
Plan du site
Acces au Batiment
Contact
|
Plan du site
|
Site réalisé avec SPIP 4.4.2
+
AHUNTSIC
[CC License]
info visites
4433249
English
Français