@inproceedings{PRP6,
title = { {Domain Specific Stateful Filtering with Worst-Case Bandwidth} },
author = {Puys, Maxime and Roch, Jean-Louis and Potet, Marie-Laure},
month = {Oct},
year = {2016},
booktitle = {{11th International Conference on Critical Information Infrastructures Security (CRITIS 2016)}},
address = {Paris, France},
team = {PACSS, axe_Pacs, DCS},
}
bibtex
Navigation
Actualités
-
ACTUALITÉS
- Poste de maître de conférences VERIMAG / UFR IM2AG
- Rencontres de la communauté française de compilation CLAP-HiFi-LVP 2023 : Journées des GT CLAP, HiFi et LVP du GDR GPL du CNRS
- Séminaires
- 20 février 2023 Anais Durand: Exploration of 3d environments by swarms of luminous autonomous robots.
- 23 février 2023 Léo Robert: How fast do you heal? a taxonomy for post-compromise security in secure-channel (...)
- 2 mars 2023 Arthur Perais: Exploring instruction fusion opportunities in general purpose processors
Séminaires
Nouvelles publications
- Quelques Publications
Récentes
- Abdelhakim Baouya, Samir Ouchani, Saddek Bensalem: Formal Modelling and Security Analysis of Inter-Operable Systems
- Abdelhakim Baouya, Otmane Ait Mohamed, Samir Ouchani: Toward a context-driven deployment optimization for embedded systems: a product line approach
- Thomas VIGOUROUX, Cristian Ene, David Monniaux, Laurent Mounier, Marie-Laure Potet: BAXMC: a CEGAR approach to Max\# SAT
- Florence Maraninchi: Let Us Not Put All Our Eggs in One Basket
Offres d'emploi et stages
- Offres d'emploi et stages
- [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
- Measures against speculative attacks in a certified optimizing compiler
- Poste de maître de conférences VERIMAG / UFR IM2AG
- Security counter-measures in a certified optimizing compiler
- Thèse CIFRE : Cybersecurity - Fault injection attacks
- Verified hash tables and hash-consing
- [master/PhD] Formally verified optimizations for safety-critical embedded code
- [master/PhD] Static analysis of “pseudo-LRU” caches
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
- [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
- [Master] Simulation of Distributed Algorithms
- [Master] Sûreté des essaims de robots mobiles
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences