@inproceedings{HMP03,
title = { Cartesian factoring of polyhedra in linear relation analysis },
author = {Halbwachs, Nicolas and Merchat, David and Parent-Vigouroux, Catherine},
month = {jun},
year = {2003},
booktitle = {Static Analysis Symposium, SAS'03},
address = {San Diego},
publisher = {LNCS 2694, Springer Verlag},
team = {SYNC},
}
bibtex
Navigation
Actualités
-
ACTUALITÉS
- Poste de maître de conférences VERIMAG / UFR IM2AG
- REPORT au 4 mai - Mini-workshop --- 14h-17h — Lieu à confirmer Chaînes de blocs et monnaie : regards croisés
- Rencontres de la communauté française de compilation CLAP-HiFi-LVP 2023 : Journées des GT CLAP, HiFi et LVP du GDR GPL du CNRS
Séminaires
Nouvelles publications
- Quelques Publications
Récentes
- Abdelhakim Baouya, Otmane Ait Mohamed, Samir Ouchani: Toward a context-driven deployment optimization for embedded systems: a product line approach
- Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Ivan Kolesnikov, Marius Bozga, Maxime Perrotin: Model-checking of space systems designed with TASTE/SDL
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certification of an exact worst-case self-stabilization time
- Florence Maraninchi: Let Us Not Put All Our Eggs in One Basket
Offres d'emploi et stages
- Offres d'emploi et stages
- [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
- Bourses PERSYVAL de M2
- Measures against speculative attacks in a certified optimizing compiler
- Poste de maître de conférences VERIMAG / UFR IM2AG
- Security counter-measures in a certified optimizing compiler
- Thèse CIFRE : Cybersecurity - Fault injection attacks
- Verified hash tables and hash-consing
- [master/PhD] Formally verified optimizations for safety-critical embedded code
- [master/PhD] Static analysis of “pseudo-LRU” caches
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
- [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
- [Master] Simulation of Distributed Algorithms
- [Master] Sûreté des essaims de robots mobiles
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences