Verimag

News

• NEWS
  • Joseph Sifakis Understanding and Changing the World, From Information to Knowledge and Intelligence
• Conferences
  • Workshop CAPITAL 2022: sCalable And PrecIse Timing AnaLysis for multicore platforms
  • July 31, 2022 ASL 2022 : Advances in Separation Logic

Seminars

• Seminars
  • 31 May 2022 Matheus Schuh: Safe implementation of hard real-time applications on many-core platforms (Phd)
  • 3 June 2022 Capital Workshop : Workshop capital 2022 : scalable and precise timing analysis for multicore (...)
  • 14 June 2022 Joel Goossens: Real-time computing, foundation
  • 16 June 2022 Joel Goossens: Periodicity of real-time priority driven schedulers with preemption delay on (...)
  • 21 June 2022 Joel Goossens: Real-time computing, multiprocessor scheduling problems

New publications

• Some Recent Publications
  • Arthur Rauch, Quentin Bramas, Stéphane Devismes, Pascal Lafourcade, Lamani Anissa: Optimal Exclusive Perpetual Grid Exploration by Luminous Myopic Robots without Common Chirality
  • Cristian Ene, Laurent Mounier, Marie-Laure Potet: Output-sensitive Information flow analysis
  • Cyril Six: Optimized and formally-verified compilation for a VLIW processor
  • Léo Gourdin, Sylvain Boulmé: Certifying assembly optimizations in Coq by symbolic execution with hash-consing

Jobs and internships

• Jobs and internships
  • (un)decidability of polyhedral invariant inference
  • Thèse CIFRE : Cybersecurity - Fault injection attacks
  • Thèse/PhD Position - Coverage Measures for Machine Learning Enabled Cyber-Physical Systems
  • verified decomposition of arithmetic operators
  • Verified global value numbering
  • [L3/M1/M2 Internship] Topics in Formally Verified Compilation
  • [master or PhD] Convex polyhedra in floating point
  • [master] automatic insertion of countermeasures in a verified compiler
  • [Master] Decision Procedures for Separation Logic Modulo Theories of Data
  • [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
  • [master] formally verified hash-consing
  • [Master] Local Reasoning about Reconfigurable Component-based Systems
  • [Master] Multi-core Interference analysis and Global Scheduling
  • [Master] Simulation of Distributed Algorithms
  • [Master] Verifying Concurrent Systems with Automata over Infinite Alphabets

Sections

• Verimag
  • Members
  • Publications
  • Tools
  • Jobs and Internships
  • Projects
  • Partners
  • Workshops and Conferences
  • Seminars
  • Documents
• Topics
• Contact
• Site Map

---

• Building Access