Home
>
Archives
>
RSD (Archive)
>
Obsolete
>
Rigorous Design of Component-Based Systems — The BIP (...)
>
BIP Tools
The Language Factories
Sommaire
Overview
, p1
MATLAB/Simulink to BIP
, p2
C to BIP
, p3
DOL to BIP
, p4
Distribution
, p4
System Requirements
, p4
Installing the Toolchain
, p4
Coding guidelines for process
, p4
Running an example
, p4
Case Studies
, p5
1
2
3
4
5
Case Studies
MJPEG Decoder
1
2
3
4
5
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
NEWS
Joseph Sifakis elected member of the National Academy of Sciences
Junior professorship chair on verifiable / explainable artificial intelligence
Seminars
Seminars
30 May 2024
Mohamed Maghenem:
A hybrid-systems framework for distributed gradient-based estimation
New publications
Some Recent Publications
Sylvain Boulmé:
Construire des logiciels fiables
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna:
Model Checking of Distributed Algorithms using Synchronous Programs
Marius Bozga, Radu Iosif, Joseph Sifakis:
Verification of component-based systems with recursive architectures
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
Junior professorship chair on verifiable / explainable artificial intelligence
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3959042
English
Français