Home
>
Archives
>
RSD (Archive)
>
Obsolete
>
Rigorous Design of Component-Based Systems — The BIP (…)
>
BIP Tools
The Language Factories
Sommaire
Overview
, p1
MATLAB/Simulink to BIP
, p2
C to BIP
, p3
DOL to BIP
, p4
Distribution
, p4
System Requirements
, p4
Installing the Toolchain
, p4
Coding guidelines for process
, p4
Running an example
, p4
Case Studies
, p5
1
2
3
4
5
Case Studies
MJPEG Decoder
1
2
3
4
5
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
NEWS
Cybersécurité, sûreté et programmation
Poste de Professeur⋅e des Universités Verimag/UGA
Intelligence artificielle, sciences du logiciel, méthodes formelles
Poste de Professeur⋅e des Universités Verimag/Grenoble-INP
Seminars
Seminars
2 April 2026
Mohamed Graiet:
Approche formelle générique de transfert learning (gtl) dans le continuum cei
New publications
Some Recent Publications
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Karine Altisen, Marius Bozga:
Revisited Convergence of a Self-stabilizing BFS Spanning Tree Algorithm
Marius Bozga, Radu Iosif, Arnaud Sangnier, Neven Villani:
Counting Abstraction and Decidability for the Verification of Structured Parameterized Networks
Jobs and internships
Jobs and internships
Poste de Professeur⋅e des Universités Verimag/Grenoble-INP
Poste de Professeur⋅e des Universités Verimag/UGA
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[Thèse] Contre-mesures logicielles “flot de données” pour la sécurité de bout-en-bout
Contact
|
Site Map
|
Site powered by SPIP 4.4.13
+
AHUNTSIC
[CC License]
info visites
5802668
English
Français