Proofs of correctness using Coq

Rubriques

• Verimag
• Axes
• Contact
• Plan du site

---

• Acces au Batiment

Actualités

Séminaires

• Séminaires
  • 13 mars 2025 Thomas Carle: Minotaur: a timing-predictable riscv (cva6) core

Nouvelles publications

• Quelques Publications Récentes
  • Florence Maraninchi: Revisiting "Good" Software Design Principles To Shape Undone Computer Science Topics
  • Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet: Formally Verified Hardening of C Programs against Hardware Fault Injection
  • Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne: A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
  • Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing synchronous unison in directed networks

Offres d'emploi et stages

• Offres d'emploi et stages
  • [Professeur] Université Grenoble Alpes
  • [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
  • [Funded PhD] Quantitative analysis of software security against adaptive attacks
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences