Partenaires

Rubriques

• Verimag
• Axes
• Contact
• Plan du site

---

• Acces au Batiment

Actualités

Séminaires

• Séminaires
  • 11 décembre 2025 Thaïs Baudon: Compiling types and other high-level language features for performance or security
  • 18 décembre 2025 Jérémie Decouchant: A venir (theme cybersecu)

Nouvelles publications

• Quelques Publications Récentes
  • Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne: A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
  • Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian: A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
  • Sylvain Boulmé: Construire des logiciels fiables
  • Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel Baiocchi Sant'anna: Model checking of distributed algorithms using synchronous programs

Offres d'emploi et stages

• Offres d'emploi et stages
  • [Funded PhD] Fault Injection Attacks : Automated Analysis of Counter-Measures At The Binary Level
  • [Master] Decision Procedure for Equivalence Relations
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences