Détails sur le séminaire


11 mars 2021 - 14h00
[SharedResources] CompCert for Risc-V on FPGA
par David Monniaux de Verimag

Abstract: Risc-V is a “new” instruction set architecture that is gaining traction in both the academic and industrial worlds. On the academic side, there are many free designs of CPU that implement that architecture; they may be simulated or implemented into FPGAs for fast execution. On the industrial side, many consider Risc-V as an alternative to licensed designs such as ARM’s.

I will explain some basic facts about Risc-V, then what we have done with it:

1. Running a FPGA-based Risc-V Linux system.

2. Improving CompCert for the Risc-V target.

Contact | Plan du site | Site réalisé avec SPIP 3.2.16 + AHUNTSIC [CC License]

info visites 1880126