salle A. Turing CE4
16 janvier 2014 - 15h00
Switching reduction in sequential circuits
par Jan Lanik de Verimag
Abstract: The power consumed by switching of logical elements is one of the most important contributors to the power consumption of modern CMOS chips. We investigate methods to reduce the switching that could be used in EDA tools.