Seminar details

Sections

• Verimag
  • Members
  • Publications
  • Tools
  • Ongoing Phd Thesis
  • Jobs and Internships
  • Projects
  • Partners
  • Workshops and Conferences
  • Seminars
    • Archives
  • Documents
• Topics
• Contact
• Site Map

• Building Access

News

• NEWS
  • Junior professorship chair on verifiable / explainable artificial intelligence
  • Poste de professeur des universités (section 27)

Seminars

• Seminars
  • 2 May 2024 Matthieu Moy: How to build a broken system?
  • 30 May 2024 Mohamed Maghenem: A hybrid-systems framework for distributed gradient-based estimation

New publications

• Some Recent Publications
  • Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Pour battre à l'unisson, il faut que tous les chemins viennent de Rome
  • Karine Altisen, Stéphane Devismes, Erwan Jahier: sasa: a SimulAtor of Self-stabilizing Algorithms
  • Karine Altisen, Pierre Corbineau, Stéphane Devismes: Complexité certifiée d'algorithmes autostabilisants en rondes
  • David Monniaux, Léo Gourdin, Sylvain Boulmé, Olivier Lebeltel: Testing a Formally Verified Compiler

Jobs and internships

• Jobs and internships
  • [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • PERSYVAL Master 2 Scholarships
  • Junior professorship chair on verifiable / explainable artificial intelligence
  • Poste de professeur des universités (section 27)
  • [Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
  • [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
  • [Funded PhD] Quantitative analysis of software security against adaptive attacks
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor
  • [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
  • [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences