An article on Verimag in Minalogic News

Sections

• Verimag
  • Direction and Boards
  • Members
  • Publications
  • Tools
  • Ongoing Phd Thesis
  • Jobs and Internships
  • Projects
  • Partners
  • Workshops and Conferences
  • Seminars
  • Documents
• Topics
• Contact
• Site Map

---

• Building Access

News

Seminars

• Seminars
  • 19 January 2026 Alban Reynaud: Formal verification of borrow-checking by local commutation diagrams

New publications

• Some Recent Publications
  • Karine Altisen, Marius Bozga: Revisited Convergence of a Self-stabilizing BFS Spanning Tree Algorithm
  • Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian: Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance Versus Precision Tradeoffs
  • Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin: Specification and model-checking of space systems in the TASTE toolset
  • Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian: A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits

Jobs and internships

• Jobs and internships
  • [Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
  • [Master] Decision Procedure for Equivalence Relations
  • [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences