Home
>
Verimag
>
Documents
>
Documents
Documents
2014-2015 Activity Report
2019-2020 HCRES evaluation
Brochure
Logo :
PNG (bitmap)
,
SVG
,
PDF
,
EPS
logo_verimag
News
Seminars
Seminars
27 March 2025
Youssouf Oualhadj:
Robust timed synthesis
New publications
Some Recent Publications
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
David Monniaux, Sylvain Boulmé:
Chamois: agile development of CompCert extensions for optimization and security
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
On Self-stabilizing Leader Election in Directed Networks
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
Jobs and internships
Jobs and internships
[Professor] Université Grenoble Alpes
[Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
[Master] Analyzing fault parameters triggering timing anomalies
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.4.2
+
AHUNTSIC
[CC License]
info visites
4435724
English
Français