Home
>
Archives
>
RSD (Archive)
>
Obsolete
>
Rigorous Design of Component-Based Systems — The BIP (…)
>
Activities
>
Activities
Activities
Model Transformation
Code Generation
News
NEWS
Cybersécurité, sûreté et programmation
Poste de Professeur⋅e des Universités Verimag/UGA
Intelligence artificielle, sciences du logiciel, méthodes formelles
Poste de Professeur⋅e des Universités Verimag/Grenoble-INP
Seminars
Seminars
30 April 2026
Marek Bucki:
Provisoire: linkz, une méthode de conception de logiciels
21 May 2026
Clara Bourgeais:
Compiler back-end modification for security : a sca countermeasure case study
2 July 2026
Léo Colisson palais:
Provisoire: preuves formelles en crypto
New publications
Some Recent Publications
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian:
Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs
Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin:
Specification and model-checking of space systems in the TASTE toolset
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Jobs and internships
Jobs and internships
Poste de Professeur⋅e des Universités Verimag/Grenoble-INP
Poste de Professeur⋅e des Universités Verimag/UGA
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[Thèse] Contre-mesures logicielles “flot de données” pour la sécurité de bout-en-bout
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.4.13
+
AHUNTSIC
[CC License]
info visites
5979649
English
Français