Home
>
Archives
>
Synchrone (Archive)
>
Synchrone Research Topics
>
Synchrone Research Topics
Synchrone Research Topics
Virtual Prototyping and Simulation
Distributed Algorithms and Applications to Embedded Systems
Automatic Testing of Reactive Systems
Past Research Topics
Languages and Tools for Critical Real-Time Systems
News
NEWS
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
Junior research professorship on cybersecurity at the software-hardware boundary
Seminars
Seminars
4 April 2024
Sébastien Michelland:
Abstract interpreters: a monadic approach to modular verification
11 April 2024
Andrei Paskevich:
Tba
New publications
Some Recent Publications
Karine Altisen, Pierre Corbineau, Stéphane Devismes:
Complexité certifiée d'algorithmes autostabilisants en rondes
Gaëlle Walgenwitz, Benjamin Wack:
Retour d'expérience -- modélisation par des automates d'un objet concret, le flexagone
Erwan Jahier, Karine Altisen, Stéphane Devismes:
Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
David Monniaux, Léo Gourdin, Sylvain Boulmé, Olivier Lebeltel:
Testing a Formally Verified Compiler
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
[L3/M1] Theory and Practice of Vectorial Extension for Stream Processing
[Master] Modeling and Characterizing Fault Attacks exploiting the Memory Architecture
[Master] Proved-Secure Compilation for RISC-V Processor
[Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3885789
English
Français