Verimag

SCRV

Runtime verification for SystemC/TLM designs

SCRV allows to cover the non-determinism of the scheduling choices, when executing a SystemC/TLM model with the SystemC engine. This is way of guaranteeing the full coverage of the specification.

The tool is described in this article.

SCRV has been developed by C. Helmstetter in the context of his PhD.


Contact | Plan du site | Site réalisé avec SPIP 3.0.26 + AHUNTSIC [CC License]

info visites 912843