@inproceedings{RIS+6,
title = { A Decision Procedure for Separation Logic in {SMT} },
author = {Reynolds, Andrew and Iosif, Radu and Serban, Cristina and King, Tim},
year = {2016},
booktitle = {Automated Technology for Verification and Analysis - 14th International Symposium, {ATVA} 2016, Chiba, Japan, October 17-20, 2016, Proceedings},
pages = {244--261},
team = {RSD, axe_Mohytos},
}
Home > Verimag > Publications
bibtex
Browsing
News
Seminars
- Seminars
- 2 February 2023 Charlie Jacomme: A comprehensive, formal and automated analysis of the edhoc protocol.
- 6 February 2023 Bruno Ferres: Using model checking for electrical rule checking of integrated circuits at (...)
- 20 February 2023 Anais Durand: Exploration of 3d environments by swarms of luminous autonomous robots.
- 23 February 2023 Léo Robert: How fast do you heal? a taxonomy for post-compromise security in secure-channel (...)
- 2 March 2023 Arthur Perais: Exploring instruction fusion opportunities in general purpose processors
New publications
- Some Recent Publications
- Marius Bozga, Lucas Bueri, Radu Iosif: Decision Problems in a Logic for Reasoning About Reconfigurable Distributed Systems
- Mnacho Echenim, Radu Iosif, Nicolas Peltier: Entailment is Undecidable for Symbolic Heap Separation Logic Formul\ae with Non-Established Inductive Rules
- Abdelhakim Baouya, Samir Ouchani, Saddek Bensalem: Formal Modelling and Security Analysis of Inter-Operable Systems
- Marius Bozga, Joseph Sifakis: Correct by Design Coordination of Autonomous Driving Systems
Jobs and internships
- Jobs and internships
- [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
- Measures against speculative attacks in a certified optimizing compiler
- Security counter-measures in a certified optimizing compiler
- Thèse CIFRE : Cybersecurity - Fault injection attacks
- Verified hash tables and hash-consing
- [master/PhD] Formally verified optimizations for safety-critical embedded code
- [master/PhD] Static analysis of “pseudo-LRU” caches
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
- [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
- [Master] Simulation of Distributed Algorithms
- [Master] Sûreté des essaims de robots mobiles
- [Master]Leakage in presence of an active and adaptive adversary
- [Post-Doc] Open postdoc position (Software Security, Formal Methods, IIoT)
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences