Le Forum Méthodes Formelles est un cycle de conférences consacré aux méthodes formelles de développement. La prochaine journée FMF8 aura lieu le 10 Octobre 2017, avec une programmation sur le thème du "Véhicule autonome et méthodes formelles". Verimag interviendra avec un exposé intitulé "Analyse fonctionnelle des systèmes cyber-physiques avec incertitudes", qui sera présenté par Goran Frehse (MCF UGA).
Home > Verimag > Actualités
Verimag at Formal Methods Forum
Goran Frehse
View online : Forum Méthodes Formelles
Browsing
News
New publications
- Some Recent Publications
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Exact Worst Case Self-Stabilization Time
- Karine Altisen, Stéphane Devismes, Erwan Jahier: SASA: a SimulAtor of Self-stabilizing Algorithms
- Cyril Six: Optimized and formally-verified compilation for a VLIW processor
- Abdelhakim Baouya, Salim CHEHIDA, Samir Ouchani, Saddek Bensalem, Marius Bozga: Generation and verification of learned stochastic automata using k-NN and statistical model checking
Jobs and internships
- Jobs and internships
- PhD position: software vulnerability analysis guided by countermeasures and attacker capabilities
- (un)decidability of polyhedral invariant inference
- verified decomposition of arithmetic operators
- Verified global value numbering
- [L3/M1/M2 Internship] Topics in Formally Verified Compilation
- [M2 Internship] Leakage in presence of an active and adaptive adversary
- [M2R Internship] Patch analysis of IIoT components
- [master or PhD] Convex polyhedra in floating point
- [master] automatic insertion of countermeasures in a verified compiler
- [Master] Decision Procedures for Separation Logic Modulo Theories of Data
- [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
- [master] formally verified hash-consing
- [Master] Local Reasoning about Reconfigurable Component-based Systems
- [Master] Multi-core Interference analysis and Global Scheduling
- [Master] Simulation of Distributed Algorithms
- [Master] Verifying Concurrent Systems with Automata over Infinite Alphabets
