For her pioneering work on predicate abstraction, Suzanne Graf (VERIMAG) and Hassen Saidi (SRI International) received the 2022 CAV award. Their paper Construction of abstract state graphs with PVS, published at CAV 1997, proposed a method to automatically build an abstract state graph of any system using the PVS theorem prover.
Home > Verimag > Actualités
Susanne Graf received the 2022 CAV Award
View online : http://i-cav.org/cav-award/
Browsing
News
- NEWS
- Poste de maître de conférences VERIMAG / UFR IM2AG
- REPORT au 4 mai - Mini-workshop --- 14h-17h — Amphi de la MACI Chaînes de blocs et monnaie : regards croisés
- Rencontres de la communauté française de compilation CLAP-HiFi-LVP 2023 : Journées des GT CLAP, HiFi et LVP du GDR GPL du CNRS
Seminars
New publications
- Some Recent Publications
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certification of an exact worst-case self-stabilization time
- Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing Synchronous Unison in Directed Networks
- Marius Bozga, Lucas Bueri, Radu Iosif: On an Invariance Problem for Parameterized Concurrent Systems
- Abdelhakim Baouya, Samir Ouchani, Saddek Bensalem: Formal Modelling and Security Analysis of Inter-Operable Systems
Jobs and internships
- Jobs and internships
- [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
- PERSYVAL Master 2 Scholarships
- Measures against speculative attacks in a certified optimizing compiler
- Poste de maître de conférences VERIMAG / UFR IM2AG
- Security counter-measures in a certified optimizing compiler
- Thèse CIFRE : Cybersecurity - Fault injection attacks
- Verified hash tables and hash-consing
- [master/PhD] Formally verified optimizations for safety-critical embedded code
- [master/PhD] Static analysis of “pseudo-LRU” caches
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
- [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
- [Master] Simulation of Distributed Algorithms
- [Master] Sûreté des essaims de robots mobiles
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences