Home
>
Verimag
>
Seminars
>
Seminars
Seminars
Verimag Seminars
Archives
Recorded Mohytos seminars
News
Seminars
Seminars
27 March 2025
Youssouf Oualhadj:
Robust timed synthesis
New publications
Some Recent Publications
Sylvain Boulmé:
Construire des logiciels fiables
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
David Monniaux, Sylvain Boulmé:
Chamois: agile development of CompCert extensions for optimization and security
Jobs and internships
Jobs and internships
[Professor] Université Grenoble Alpes
[Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
[Master] Analyzing fault parameters triggering timing anomalies
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Documents
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.4.2
+
AHUNTSIC
[CC License]
info visites
4435698
English
Français