Home
>
Verimag
>
personal pages
>
Catherine Vigouroux
Research
Timing analysis (WCET)
CAOTIC project
W-SEPT project
Real-time and embedded systems
Browsing
Sections
Verimag
Direction and Boards
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
News
New publications
Some Recent Publications
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian:
Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance Versus Precision Tradeoffs
Marius Bozga, Radu Iosif, Arnaud Sangnier, Neven Villani:
Counting Abstraction and Decidability for the Verification of Structured Parameterized Networks
Jobs and internships
Jobs and internships
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.4.7
+
AHUNTSIC
[CC License]
info visites
5598761
English
Français