Home
>
Verimag
>
personal pages
>
Catherine Vigouroux
Research
Timing analysis (WCET)
CAOTIC project
W-SEPT project
Real-time and embedded systems
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
27 March 2025
Youssouf Oualhadj:
Robust timed synthesis
New publications
Some Recent Publications
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Sylvain Boulmé:
Construire des logiciels fiables
David Monniaux, Sylvain Boulmé:
Chamois: agile development of CompCert extensions for optimization and security
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
On Self-stabilizing Leader Election in Directed Networks
Jobs and internships
Jobs and internships
[Professor] Université Grenoble Alpes
[Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] Analyzing fault parameters triggering timing anomalies
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.4.2
+
AHUNTSIC
[CC License]
info visites
4432237
English
Français