Home
>
Archives
>
RSD (Archive)
>
Research Topics
>
Domain Specific Design Flows
Networked Embedded Systems
[article under construction]
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
NEWS
Cybersécurité, sûreté et programmation
Poste de Professeur⋅e des Universités Verimag/UGA
Intelligence artificielle, sciences du logiciel, méthodes formelles
Poste de Professeur⋅e des Universités Verimag/Grenoble-INP
Seminars
Seminars
2 April 2026
Mohamed Graiet:
Approche formelle générique de transfert learning (gtl) dans le continuum cei
New publications
Some Recent Publications
Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin:
Specification and model-checking of space systems in the TASTE toolset
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel Baiocchi Sant'anna:
Model checking of distributed algorithms using synchronous programs
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian:
Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Jobs and internships
Jobs and internships
Poste de Professeur⋅e des Universités Verimag/Grenoble-INP
Poste de Professeur⋅e des Universités Verimag/UGA
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[Thèse] Contre-mesures logicielles “flot de données” pour la sécurité de bout-en-bout
Contact
|
Site Map
|
Site powered by SPIP 4.4.13
+
AHUNTSIC
[CC License]
info visites
5801835
English
Français