Seminar details

Sections

• Verimag
  • Members
  • Publications
  • Tools
  • Ongoing Phd Thesis
  • Jobs and Internships
  • Projects
  • Partners
  • Workshops and Conferences
  • Seminars
    • Archives
  • Documents
• Topics
• Contact
• Site Map

• Building Access

News

Seminars

• Seminars
  • 7 November 2024 Aurèle Barrière: Formal verification beyond traditional compilation
  • 21 November 2024 Chao Huang: : safe reinforcement learning with verification in the loss
  • 28 November 2024 Grégoire Bussone: Tba (synchronous language compilers: translation validation and optimizations)
  • 2 December 2024 Thomas Vigouroux: Quantitative analysis for adaptive attackers (Phd)
  • 12 December 2024 Lucas Bueri: Tba (Phd)

New publications

• Some Recent Publications
  • Joseph Sifakis: Testing System Intelligence
  • Léo Gourdin, Benjamin Bonneau, Sylvain Boulmé, David Monniaux, Alexandre Bérard: Formally Verifying Optimizations with Block Simulations
  • Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certified Round Complexity of Self-Stabilizing Algorithms
  • Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne: A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving

Jobs and internships

• Jobs and internships
  • [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • PERSYVAL Master 2 Scholarships
  • [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
  • [Funded PhD] Quantitative analysis of software security against adaptive attacks
  • [Master] Adapting Hardware Platforms to a Multi-Core Response Time Analysis Framework
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor
  • [Master] Towards New Frontiers in Multi-Core Response Time Analysis?
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences