Home
>
Verimag
>
Seminars
Seminar details
Room 206 (2nd floor, badged access)
30 August 2021 - 14h00
Vellvm semantics
by
Yannick Zakowski
from LIP
Abstract: Formalization of VellVM semantics using interaction trees
Browsing
Sections
Verimag
Direction and Boards
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Documents
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
19 January 2026
Alban Reynaud:
Formal verification of borrow-checking by local commutation diagrams
New publications
Some Recent Publications
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Thomas Vigouroux, Marius Bozga, Cristian Ene, Laurent Mounier:
Function Synthesis for Maximizing Model Counting
Akram Idani, Yves Ledru, German Vega:
Formal model-driven security combining B-method and process algebra: The B4MSecure platform
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Jobs and internships
Jobs and internships
[Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
[Master] Decision Procedure for Equivalence Relations
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.4.5
+
AHUNTSIC
[CC License]
info visites
5283326
English
Français