Lines Members

Sections

• Verimag
• Topics
• Contact
• Site Map

---

• Building Access

News

• NEWS
  • Poste de maître de conférences VERIMAG / UFR IM2AG
  • REPORT au 4 mai - Mini-workshop --- 14h-17h — Lieu à confirmer Chaînes de blocs et monnaie : regards croisés
  • Rencontres de la communauté française de compilation CLAP-HiFi-LVP 2023 : Journées des GT CLAP, HiFi et LVP du GDR GPL du CNRS

Seminars

• Seminars
  • 28 April 2023 Etienne Boespflug: Outils pour l’analyse de code et de contre-mesures pour l'injection de fautes (...) (Phd)
  • 28 April 2023 Thomas Jensen: An information flow logic based on partial equivalence relations
  • 4 May 2023 Joseph Sifakis: Artificial intelligence and autonomous systems

New publications

• Some Recent Publications
  • Marius Bozga, Radu Iosif, Joseph Sifakis: Verification of component-based systems with recursive architectures
  • Florence Maraninchi: Let Us Not Put All Our Eggs in One Basket
  • Marius Bozga, Lucas Bueri, Radu Iosif: Decision Problems in a Logic for Reasoning About Reconfigurable Distributed Systems
  • Abdelhakim Baouya, Samir Ouchani, Saddek Bensalem: Formal Modelling and Security Analysis of Inter-Operable Systems

Jobs and internships

• Jobs and internships
  • [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • PERSYVAL Master 2 Scholarships
  • Measures against speculative attacks in a certified optimizing compiler
  • Poste de maître de conférences VERIMAG / UFR IM2AG
  • Security counter-measures in a certified optimizing compiler
  • Thèse CIFRE : Cybersecurity - Fault injection attacks
  • Verified hash tables and hash-consing
  • [master/PhD] Formally verified optimizations for safety-critical embedded code
  • [master/PhD] Static analysis of “pseudo-LRU” caches
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
  • [Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor
  • [Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
  • [Master] Simulation of Distributed Algorithms
  • [Master] Sûreté des essaims de robots mobiles
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences