STMicroelectronics

Sections

• Verimag
  • Members
  • Publications
  • Tools
  • Ongoing Phd Thesis
  • Jobs and Internships
  • Projects
  • Partners
  • Workshops and Conferences
  • Seminars
  • Documents
• Topics
• Contact
• Site Map

---

• Building Access

New publications

• Some Recent Publications (Ressources Partagées)
  • Léo Gourdin: Lazy Code Transformations in a Formally Verified Compiler
  • Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna: Model Checking of Distributed Algorithms using Synchronous Programs
  • Karine Altisen, Stéphane Devismes, Anaïs Durand, Colette Johnen, Franck Petit: Self-stabilizing Systems in Spite of High Dynamics
  • Léo Gourdin, Benjamin Bonneau, Sylvain Boulmé, David Monniaux, Alexandre Bérard: Formally Verifying Optimizations with Block Simulations
  • Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing Synchronous Unison in Directed Networks
  • Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certification of an exact worst-case self-stabilization time
  • Erwan Jahier, Karine Altisen, Stéphane Devismes: Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
  • Cyril Six, Léo Gourdin, Sylvain Boulmé, David Monniaux, Justus Fasse, Nicolas Nardino: Formally Verified Superblock Scheduling

Jobs and internships

• Jobs and internships (Ressources Partagées)
  • [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor