Home
>
Archives
>
RSD (Archive)
>
Obsolete
>
Rigorous Design of Component-Based Systems — The BIP (...)
>
Case Studies
>
Case Studies
Case Studies
Cholesky Factorization
MJPEG Decoder
Dala Robot
Heterogeneous Communication System
News
NEWS
CADE-24 Skolem Award
Seminars
Seminars
12 October 2023
Nicola Gigante:
Temporal logics modulo theories for infinite-state verification
19 October 2023
Michael Foster:
Active inference of extended finite state machines without reset
New publications
Some Recent Publications
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing Synchronous Unison in Directed Networks
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna:
Model Checking of Distributed Algorithms using Synchronous Programs
Mnacho Echenim, Radu Iosif, Nicolas Peltier:
Entailment is Undecidable for Symbolic Heap Separation Logic Formul\ae with Non-Established Inductive Rules
Karine Altisen, Stéphane Devismes, Anaïs Durand, Colette Johnen, Franck Petit:
Self-stabilizing Systems in Spite of High Dynamics
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
Measures against speculative attacks in a certified optimizing compiler
Security counter-measures in a certified optimizing compiler
Verified hash tables and hash-consing
[master/PhD] Formally verified optimizations for safety-critical embedded code
[master/PhD] Static analysis of “pseudo-LRU” caches
[Master] Certification of Distributed Self-Stabilizing Algorithms Using Coq
[Master] Design and Evaluation of Strategies for Automated Proofs using Reasoning Modulo Equivalence
[Master] Implementing the Silence to Reduce Energy Consumption in Wireless Sensor Networks
[Master] Simulation of Distributed Algorithms
[Master]Leakage in presence of an active and adaptive adversary
[PhD] Logical Foundations of Self-Adapting Distributed Systems
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 3.2.19
+
AHUNTSIC
[CC License]
info visites
2084648
English
Français