Home
>
Archives
>
Synchrone (Archive)
>
Synchrone Research Topics
>
Virtual Prototyping and Simulation
xxx
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
NEWS
Development, design, and semantics of programming languages
Tenure track research position at CNRS
Seminars
Seminars
17 September 2026
Loup Lobet:
Vir, an intermediate representation for simd text processing
26 November 2026
Basile Gros:
Proxy-based small inversions for the rocq prover (Phd)
New publications
Some Recent Publications
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Marius Bozga, Radu Iosif, Arnaud Sangnier, Neven Villani:
Counting Abstraction and Decidability for the Verification of Structured Parameterized Networks
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian:
Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs
Jobs and internships
Jobs and internships
Tenure track research position at CNRS
Contact
|
Site Map
|
Site powered by SPIP 4.4.23
+
AHUNTSIC
[CC License]
info visites
8349122
English
Français