@inproceedings{LDD+01,
title = { Prototyping CLP(FD) tracers: a trace model and an experimental validation environment },
author = {Langevine, Ludovic and Deransart, Pierre and Ducass\'e, Mireille and Jahier, Erwan},
year = {2001},
booktitle = {WLPE},
team = {irisa/lande},
}
bibtex
Navigation
Actualités
- Séminaires
- 16 mai 2024 Gaiyun Liu: Modeling, analysis, and supervisory control of networked discrete event systems
- 30 mai 2024 Mohamed Maghenem: A hybrid-systems framework for distributed gradient-based estimation
- 27 juin 2024 Nicolas Chappe: Tba (toward a verified compilation infrastructure for concurrent programs)
Séminaires
Nouvelles publications
- Quelques Publications
Récentes
- Bruno Ferres, Oussama Oulkaid, Ludovic Henrio, Mehdi Khosravian, Matthieu Moy, Gabriel Radanne, Pascal Raymond: Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory
- Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: On Self-stabilizing Leader Election in Directed Networks
- Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne: A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Complexité certifiée d'algorithmes autostabilisants en rondes
Offres d'emploi et stages
- Offres d'emploi et stages
- [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
- Bourses PERSYVAL de M2
- [Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
- [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
- [Funded PhD] Quantitative analysis of software security against adaptive attacks
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences