@inproceedings{SG5,
title = { Timing Verification of an Aerial Video Tracking System Using UPPAAL },
author = {Shan, Lijun and Graf, Susanne},
year = {2015},
booktitle = {Formal Methods for Timing Verification Challenge at WATERS 2015},
volume = {part of ECRTS 2015, Lund},
team = {SYNC},
}
bibtex
Navigation
Actualités
- Séminaires
- 16 mai 2024 Gaiyun Liu: Modeling, analysis, and supervisory control of networked discrete event systems
- 30 mai 2024 Mohamed Maghenem: A hybrid-systems framework for distributed gradient-based estimation
- 27 juin 2024 Nicolas Chappe: Tba (toward a verified compilation infrastructure for concurrent programs)
Séminaires
Nouvelles publications
- Quelques Publications
Récentes
- Léo Gourdin: Lazy Code Transformations in a Formally Verified Compiler
- Aina Rasoldier, Jacques Combaz, Alain Girault, Kevin Marquet, Sophie Quinton: Assessing the Potential of Carpooling for Reducing Vehicle Kilometers Traveled
- Erwan Jahier, Karine Altisen, Stéphane Devismes: Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
- Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne: A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Offres d'emploi et stages
- Offres d'emploi et stages
- [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
- Bourses PERSYVAL de M2
- [Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
- [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
- [Funded PhD] Quantitative analysis of software security against adaptive attacks
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences