@inproceedings{MR06,
title = { History-Based Schemes and Implicit Path Enumeration },
author = {Maiza-Burgui\`ere, Claire and Rochange, Christine},
month = {july},
year = {2006},
booktitle = {Proceedings of the 6th International Workshop On Worst-Case Execution Time ({WCET}) Analysis},
team = {IRIT-TRACES},
}
bibtex
Navigation
Actualités
- Séminaires
- 17 juin 2024 Sylvain Boulme: Toward a ffi (foreign function interface) for embedding untrusted imperative ocaml (…)
- 18 juin 2024 Matthieu Sozeau: Verified extraction from coq to ocaml
- 19 juin 2024 Jean-françois Monin: Recent advances on the braga method
- 27 juin 2024 Nicolas Chappe: Tba (toward a verified compilation infrastructure for concurrent programs)
Séminaires
Nouvelles publications
- Quelques Publications
Récentes
- Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne: A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
- Karine Altisen, Stéphane Devismes, Erwan Jahier: sasa: a SimulAtor of Self-stabilizing Algorithms
- Aina Rasoldier, Jacques Combaz, Alain Girault, Kevin Marquet, Sophie Quinton: Assessing the Potential of Carpooling for Reducing Vehicle Kilometers Traveled
- Sylvain Boulmé: Construire des logiciels fiables
Offres d'emploi et stages
- Offres d'emploi et stages
- [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
- Bourses PERSYVAL de M2
- [Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
- [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
- [Funded PhD] Formal Modeling and Verification of Parameterized and Distributed Systems
- [Funded PhD] Improving Diagnosis for a Formal Verification Tool for Electrical Circuits at Transistor Level
- [Funded PhD] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Funded PhD] Quantitative analysis of software security against adaptive attacks
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences