Verimag

Youssef Bouzouzou

supervisors: F. Maraninchi, P. Raymond - DRT 2006-2007

Semantics-Preserving Parallelization of the SystemC Scheduler for Reduced Simulation Times (this work has been done while Yussef was employed by Silicomp-AQL, now Orange).

Committee (december 19, 2007) :

  • Pascal Raymond (co-supervisor, VERIMAG)
  • Florence Maraninchi (co-supervisor, VERIMAG)
  • Frédéric Pétrot (reviewer, TIMA, Grenoble)
  • Jean-Luc Dekeyser (reviewer, LIFL, Lille)
  • Emmanuel Dufour (advisor, Orange)
  • Christian Boitet (president, U. Joseph Fourier Grenoble)

Publications

2007

  1. Accélération des simulations de systèmes sur puce au niveau transactionnel. Yussef Bouzouzou - Diplôme de Recherche Technologique - PDF - [bibtex]

Contact | Site Map | Site powered by SPIP 3.0.24 + AHUNTSIC [CC License]

info visites 729817