Error 404

New publications

• Recent Publications
  • Benjamin Farinier, Sebastien Bardin, Richard Bonichon, Marie-Laure Potet: Model Generation for Quantified Formulas: A Taint-Based Approach
  • Formal Modeling and Analysis of Timed Systems - 16th International Conference, FORMATS 2018, Beijing, China, September 4-6, 2018, Proceedings
  • Fotios Gioulekas, Peter Poplavko, Rany Kahil, Panagiotis Katsaros, Marius Bozga, Saddek Bensalem, Pedro Palomo: Design of Embedded Systems with Complex Task Dependencies and Shared Resource Interference (Short Paper)
  • Klaus Havelund, Doron Peled, Dogan Ulus: First order temporal logic monitoring with BDDs
  • Maxime Puys, Marie-Laure Potet, Abdelaziz Khaled: Generation of Applicative Attacks Scenarios Against Industrial Systems
  • Eugene Asarin, Nicolas Basset, Aldric Degorre: Distance on Timed Words and Applications

Jobs and internships

• Jobs and internships
  • Phd Position: Vulnerability search in Industrial Control Systems
  • Phd Proposal : Inférence de modèles de faute pour simulation d’attaques sur composants sécurisés
  • Phd proposal : Optimisation de l’évaluation et des tests de sécurité des systèmes cyber-physiques par analyse des canaux auxiliaires
  • Post-Doc and/or Research Engineer positions on Software Security
  • [M1 internship] Modeling of Graph Topologies Using Coq
  • [M2 internship] Certification of Distributed Self-Stabilizing Algorithms Using Coq

Sections

• Verimag
  • Members
  • Publications
  • Tools
  • Projects
  • Partners
  • Workshops and Conferences
  • Documents
• Teams
  • Pacss
  • RSD
  • Synchrone
  • Tempo
• Contact
  • Whom to contact
  • How to reach us
• Site Map

• Building Access